

Weblab 2

Michael Salib

May 3, 2002

1 Characterization

See attached Figures 1 through 10.

2 Small Signal

I found the following equations in Howe and Sidoni and the course notes prepared by my TA.

$$R_{in} = r_{\pi} = \frac{\beta_f}{g_m}$$

$$R_{out} = r_{oPMOS} \parallel r_{oBJT}$$

$$A_V = g_m R_{out} = \frac{I_C}{V_{th}} (r_{oPMOS} \parallel r_{oBJT})$$

Assuming a worst case $R_{out} = 10K$, the requirement that $A_V > 100$ implies that $I_C > \frac{100V_{th}}{r_o}$ which simplifies to $I_C > 0.25mA$.

In order to satisfy the input impedance requirement that $r_{pi} < 10K$, we need to ensure that $g_m > \frac{\beta_f}{10K}$. Assuming a typical value for β_f of about 100, we need a value of $g_m > 0.01mho$. Looking at Graph 9, we can see that this condition is satisfied when $I_C > 0.2mA$. Graph 10 indicates that $r_{\pi} > 10K$ when $I_C > 0.25mA$.

In order to satisfy the output impedance requirement, we need to ensure that $r_{oPMOS} \parallel r_{oBJT} > 10K$. In the worst case, $r_{oPMOS} = r_{oBJT}$ and $R_{out} = \frac{r_{oPMOS}}{2}$. In order to meet our specification, even in the worst case, we need to make certain that $r_{oPMOS} > 20K$ and $r_{oBJT} > 20K$. Looking at Graph 7, we can see that $r_{oPMOS} > 20K$ only when $-I_D < 0.38mA$ for $V_{SD} = 1.5V$. Looking at Graph 8, we can see that $r_{oBJT} > 20K$ only when $I_C < 1.7mA$ for $V_{CE} = 1.5V$.

Combining all these constraints, we conclude that $0.25mA < I_C < 0.38mA$ in order to meet the specifications.

3 Bias Point Selection

We begin by selecting an initial current $I_C = -I_D = 0.3mA$. Since our specification mandates that $V_{out} = 1.5V$, we can deduce that at the operating point, $V_{SD} = 1.5V$ and $V_{CE} = 1.5V$. Looking at Graph 2, we can see that in order to make $-I_D = 0.3mA$ at $V_{SD} = 1.5V$, we need to choose V_{SG} between 1.8 V and 1.4 V. We initially choose $V_{SG} = 1.6V$. Since $V_{SG} = V_S - V_G = 3 - V_B$, we conclude that our bias voltage $V_B = 1.4V$. Looking at Graph 1, we can see that in order to make $I_C = 0.3mA$ at $V_{CE} = 1.5V$, we need to set the base current $I_B = 2.4\mu A$. From Graph 3, we can see that this corresponds to a bias voltage $V_{Bias} = 0.71V$.

$$V_B = 1.4V$$

$$V_{Bias} = 0.71V$$

At these bias voltages, we can see by looking at Graph 10 that $r_\pi = 6K$. By looking at Graph 5, we can see that $r_{oPMOS} = 15K$ at the bias voltage I selected when $V_{SD} = 1.5V$. Graph 6 indicates that $r_{oBJT} = 120K$ for $V_{CE} = 1.5V$ when $I_B = 2.4\mu A$ which corresponds to the bias voltage I chose. Graph 9 indicates that at the given bias voltages, $g_m = 0.015mho$. Taken together, the measured data tells us the following information about how the amplifier would perform at the bias voltages I selected:

$$R_{in} = 6K$$

$$R_{out} = r_{oPMOS} || r_{oBJT} = (15K) || (120K) = 13.3K$$

$$A_V = g_m R_{out} = (0.015mho)(13.3K) = 200$$

$$V_{pp} = 2.25V - 0.75V = 1.5V$$

Because of measurement granularity, it is difficult to determine precisely V_{pp} , but we can extrapolate the available data to estimate a value. Since $r_{oPMOS} \ll r_{oBJT}$, the parallel combination of the two is dominated by r_{oPMOS} . Graph 6 indicates that r_{oBJT} does not vary much in the range of interest for the bias voltages I selected. Therefore, we can treat it as a constant and focus on how r_{oPMOS} affects the gain (and hence, the voltage swing). Assuming $r_{oBJT} = 100K$, we see that in order for our gain to exceed 100 (given that g_m is more or less constant over the range of interest), we need to ensure that $r_{oPMOS} > 6.7K$. Graph 5 indicates that this should happen when $0.75V < V_{SD} < 2.25V$ which corresponds to $0.75V < V_{out} < 2.25V$.

V_{pp} is limited by the gain on both upswing and downswing. The gain is limited by the excessively low value of r_{oPMOS} , but since $r_{oPMOS} = \frac{1}{\lambda I_D}$, we can see that the underlying problem is that λ is too large. A smaller value of λ would increase the PMOS' output resistance and thereby increase the amplifier gain. Thus, the amplifier's limited V_{pp} is caused by excessive channel length modulation in the PMOS.




Figure 1:




Figure 2:




Figure 3:




Figure 4:




Figure 5:




Figure 6:




Figure 7:




Figure 8:




Figure 9:




Figure 10: